Drimva

Meta

ASIC Engineer, Foundry and IP

$146K–$209K

Sunnyvale, CA +1 · Full-time · Posted Oct 2, 2026

Location
Sunnyvale, CA
Austin, TX
Experience
6+ years in a foundry team driving PPA analysis and engineering benchmarking; also states 8+ years driving PPA analysis, selection, and optimization of foundational IPs.
Education
Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience; MS or PhD in electrical engineering is also mentioned.

About the job

Benchmarks foundry technologies and evaluates, designs, and optimizes standard-cell and memory IP for ASICs, including test-chip implementation and tape-out.

What you'll do

  • Benchmark foundry process technologies and run early PPA evaluations of foundation IP.
  • Design and characterize standard-cell libraries; run transistor-level simulations and automate characterization flows.
  • Evaluate memory compilers and participate in physical implementation and tape-out of silicon test chips.

What they ask for

  • Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience.
  • Deep understanding of CMOS device physics, digital circuit design, and advanced-node layout constraints.
  • Track record participating in test-chip tape-outs, including end-to-end design and sign-off of test-chip partitions.
  • Expert command of Cadence Virtuoso, HSPICE, or Spectre; working knowledge of synthesis, PnR, STA, and PDV tools; scripting proficiency in Python, TCL, Perl, or SKILL.

Nice to have

  • Experience owning test chips as chip lead.
  • Experience driving DTCO optimization with foundry partners and design teams on advanced logic technologies.

Pay

$146,000/year to $209,000/year (base salary)

Tools

Cadence Virtuoso, HSPICE, Spectre, Python, TCL, Perl, SKILL, SPICE

AI focus

Supports ASICs for AI infrastructure and data center workloads; the role focuses on foundry technology and foundational IP rather than AI development.

Model-written summary · the original posting is authoritative

First seen Oct 15, 2026 · Last verified Nov 5, 2026 (UTC)