Drimva

Meta

ASIC Engineer Intern, Architecture

Sunnyvale, CA +1 · Internship · Posted Oct 9, 2026

Location
Sunnyvale, CA
Austin, TX
Education
Currently pursuing or holding a Master's degree in Electrical Engineering, Computer Engineering, or a related area; the posting also states currently pursuing or holding a PhD degree in these areas.
Visa sponsorship
Must obtain work authorization in the country of employment by the time of hire and maintain it during employment.

About the job

Architect and model ASIC accelerators for data-center GenAI and deep-learning workloads, validating their performance and functionality.

What you'll do

  • Develop architectures, algorithms, and models for GenAI and deep-learning solutions.
  • Map data-center workloads to ASIC architectures and create projections, kernels, and performance and functional models.
  • Implement and analyze numerical algorithms and accelerator validation models.

What they ask for

  • Currently pursuing or holding a Master's degree in Electrical Engineering, Computer Engineering, or a related area; the posting also states currently pursuing or holding a PhD in those fields or related areas.
  • Programming skills in C, C++, or related object-oriented programming.
  • Knowledge of computer architecture, including processor architecture, memory systems, and on-chip interconnection networks.
  • Must obtain and maintain work authorization in the country of employment; intend to return to the degree program after the internship/co-op.

Nice to have

  • Experience in GenAI, machine-learning architectures, or related areas.
  • Experience developing AI kernels, CUDA or parallel programming, C++ for hardware simulators, and performance or numerical analysis of ASIC designs.

Pay

$6,660/month to $12,014/month (currency not stated; compensation type not stated)

Tools

C, C++, CUDA

AI focus

Architecting, modeling, and validating accelerators for GenAI and deep-learning workloads.

Model-written summary · the original posting is authoritative

First seen Oct 15, 2026 · Last verified Nov 4, 2026 (UTC)