Meta
GFX/Display IP Digital Design Engineer
$146K–$209K
Sunnyvale, CA +3 · Full-time · Posted Sep 21, 2026
- Location
- Sunnyvale, CA
Redmond, WA
Austin, TX
San Diego, CA - Experience
- 6+ years as a Hardware Design Engineer for production silicon shipped in volume.
- Education
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
About the job
Designs and optimizes ASIC digital IP and subsystems for graphics and display processing, including microarchitecture, RTL, and power, performance, and area targets.
What you'll do
- Develop IP and subsystem microarchitecture and RTL, coordinating with design verification and physical design teams.
- Analyze power and performance and help meet design targets.
- Work with architects to map algorithms to hardware and define IP and subsystem integration requirements.
What they ask for
- Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience.
- Experience in digital design microarchitecture, RTL coding, and microarchitecture development, including fixed-point and/or floating-point datapath IP.
- Experience with synthesis, static timing analysis, timing closure, CDC and RDC analysis, and power, performance, and area optimization.
- Experience with at least one procedural programming language, shell scripting, and pixel-processing pipelines such as 2D/3D GFX engines or display processing units.
Pay
USD $146,000/year to $209,000/year (base salary)
Tools
RTL, C, C++, Python, bash, csh, CDC, RDC
AI focus
Integrate AI tools to improve workflows and measurable outcomes; follow responsible AI practices, including risk assessment, bias mitigation, and quality and accuracy reviews; continue developing AI skills such as prompt/context engineering and agent orchestration.
Model-written summary · the original posting is authoritative